

75TH ANNIVERSARY OF THE TRANSISTOR

MOORE'S LAW SCALING AND RADIATION EFFECTS IN MOS DEVICES

By DAN FLEETWOOD, VANDERBILT UNIVERSITY

Microelectronic devices and ICs experience high radiation levels in space, defense, and particle accelerator environments. After the invention of the transistor in 1947 [1], radiation effects research focused primarily on defect creation in semiconductor materials and displacement damage in bipolar junction transistors [2]–[5]. The sensitivity of MOS transistors to total ionizing dose (TID) effects was discovered by Hughes and Giroux in 1964 [6], just one year before Moore's law was postulated [7], [8]. An early and influential study of TID effects in MOS devices was co-authored in 1967 by a young Andy Grove, while still at Fairchild Semiconductor [9], [10]. The modern era of radiation-tolerant MOS electronics began in 1971 with the development of radiation-hardened *p*MOS technology by Hughes Aircraft Company [8], [11].

Fig. 1 illustrates the chain of events that occur during and after TID-irradiation of MOS devices [8], [12], [13]. Primary effects include hole transport and trapping in gate and isolation oxides and buildup of interface and border traps at or near gate-dielectric/semiconductor boundaries. Proton (H^+) release during hole transport and field-induced H^+ transport to the Si/SiO₂ interface play critical roles in interface and border-trap formation [8], [12], [13].

Moore's Law scaling and changes in device architecture significantly affect MOS radiation response [10], [14]–[17]. Progressively thinner gate and isolation oxides in highly scaled devices (Fig. 2) generally lead to enhanced TID tolerance (Fig. 3). How-




Figure 1. Schematic illustration of electron-hole pair generation, charge transport, and trapping in irradiated MOS devices. (After [8], [12], [13].)

ever, in current and future generation FinFETs (Fig. 2(c)), gate-all-around, and nanosheet or forksheet devices, the thickness and quality of the gate insulator and isolation oxides, transistor channel/edge doping levels, and strength of gate control all strongly affect charge trapping [10], [14]–[17]. Thus, significant variations are expected and observed in the TID response of MOS devices and ICs [10], [16].

As MOS technologies have evolved and device dimensions and operating voltages have decreased, single-event effects (SEE) due to cosmic rays and/or high-energy protons have become an increasing concern. When a single high-energy charged particle deposits a sufficient amount of energy per unit path length to generate a densely ionized track, soft or hard errors can result, with prob-

abilities determined by the amount of collected charge and resulting device/IC response [10], [16], [18]–[20]. Until the ~130 nm technology node, SEE in electronics in space environments typically increased with decreasing feature size, as seen in Figs. 4 and 5. This is due primarily to reductions in operating voltage and critical charge to upset [10], [16], [18]–[20]. Fortunately, Moore's Law scaling greatly enhances design, layout, modeling, and simulation capabilities, which are increasingly necessary to understand and mitigate the resulting effects [14], [16], [18].

By the mid-1990s, device scaling made terrestrial electronics sensitive to soft errors caused by reactions of atmospheric neutrons in silicon and surrounding materials [21], [22]. Removing B₁₀ from processing and changing to FinFET/Tri-Gate




Figure 2. MOS devices with (a) LOCOS (local oxidation of silicon) or (b) shallow-trench isolation, STI [15]. (c) Bulk FinFETs [17].




Figure 3. Hardness of MOS ICs to TID vs. feature size. (After [16].)




Figure 4. Critical ion LET (linear energy transfer) to failure vs. feature size for planar bulk and SOI (silicon on insulator) CMOS ICs. The buried oxide layer makes SOI devices less sensitive to SEE. (After [16].)

architecture (Fig. 5, inset) can greatly reduce SERs in ICs [19], [22]. However, as transistor sensitive volumes become smaller than ion tracks and transistor packing densities continue to increase, multiple-bit errors and "charge sharing" among adjacent devices become more significant [10], [16], [18]. ICs now are more three-dimensional, and nanoscale MOS devices can be sensitive to single-particle displacement damage [10], [23]. Thus, each new IC technology generation continues to present new radiation-effects challenges.

Biography



Dan Fleetwood received his Ph.D. from Purdue University in 1984. He joined Sandia National Laboratories in 1984 and was named a Distinguished Member of Technical Staff in 1990.

Dan joined Vanderbilt University as a Professor of Electrical Engineering in 1999. From 2003–2020 he chaired Vanderbilt's EECS Department; since 2009 he has been appointed Olin H. Landreth Chair in Engineering. He received the 2009 IEEE Nuclear and Plasma Sciences Merit Award, and is a Fellow of IEEE, AAAS, and the American Physical




Figure 5. Feature size dependence of terrestrial-neutron soft-error rates (SER) in bulk planar six-transistor static RAMs and (inset) tri-gate (FinFET) CMOS ICs. One FIT = one failure in 10^9 h. (After [16], [22].)

Society. His research interests include radiation effects on microelectronics, low-frequency noise, and defects in microelectronic materials and devices.

References

- [1] J. Bardeen and W. H. Brattain, "The transistor – A semi-conductor triode," *Phys. Rev.*, vol. 74, no. 2, pp. 230-231, Jul. 1948.
- [2] W. E. Johnson and K. Lark-Horovitz, "Neutron irradiated semiconductors," *Phys. Rev.*, vol. 76, no. 3, pp. 442-443, Aug. 1949.
- [3] G. H. Kinchin and R. S. Pease, "The displacement of atoms in solids by radiation," *Rep. Prog. Phys.*, vol. 18, no. 1, pp. 1-51, Jan. 1955.
- [4] G. C. Messenger and J. P. Spratt, "The effects of neutron irradiation on germanium and silicon," *Proc. IRE*, vol. 46, no. 6, pp. 1038-1044, Jun. 1958.
- [5] J. R. Srour, C. J. Marshall and P. W. Marshall, "Review of displacement damage effects in silicon devices," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3, pp. 653-670, June 2003.
- [6] H. L. Hughes and R. R. Giroux, "Space radiation effects MOS FET's," *Electronics*, vol. 37, pp. 58–60, Dec. 1964.
- [7] G. E. Moore, "Cramming more components onto integrated circuits," *Electronics*, vol. 38, no. 8, pp. 114–117, Apr. 1965.
- [8] D. M. Fleetwood, "Total ionizing dose effects in MOS and low-dose-rate sensitive linear-bipolar devices," *IEEE Trans. Nucl. Sci.*, vol. 60, no. 3, pp. 1706-1730, Jun. 2013.
- [9] E. H. Snow, A. S. Grove, and D. J. Fitzgerald, "Effects of ionizing radiation on oxidized silicon surfaces and planar devices," *Proc. IEEE*, vol. 55, no. 7, pp. 1168-1185, Jul. 1967.
- [10] D. M. Fleetwood, "Radiation effects in a post-Moore world," *IEEE Trans. Nucl. Sci.*, vol. 68, no. 5, pp. 509-545, May 2021.
- [11] K. G. Aubuchon, "Radiation hardening of MOS devices by optimization of the thermal SiO₂ gate insulator," *IEEE Trans. Nucl. Sci.*, vol. 18, no. 6, pp. 117–125, Dec. 1971.
- [12] T. R. Oldham and F. B. McLean, "Total ionizing dose effects in MOS oxides and devices," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3, pp. 483–499, Jun. 2003.
- [13] J. R. Schwank, M. R. Shaneyfelt, D. M. Fleetwood, J. A. Felix, P. E. Dodd, P. Paillet, and V. Ferlet-Cavrois, "Radiation effects in MOS oxides," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 4, pp. 1833–1853, Aug. 2008.
- [14] D. M. Fleetwood, "Evolution of total ionizing dose effects in MOS devices with Moore's Law scaling," *IEEE Trans. Nucl. Sci.*, vol. 65, no. 8, pp. 1465-1481, Aug. 2018.
- [15] M. R. Shaneyfelt, P. E. Dodd, B. L. Draper, and R. S. Flores, "Challenges in hardening technologies using shallow-trench isolation," *IEEE Trans. Nucl. Sci.*, vol. 45, no. 6, pp. 2584-2592, Dec. 1998.
- [16] P. E. Dodd, M. R. Shaneyfelt, J. R. Schwank, and J. A. Felix, "Current and future challenges in radiation effects on CMOS electronics," *IEEE Trans. Nucl. Sci.*, vol. 57, no. 4, pp. 1747-1763, Aug. 2010.
- [17] I. Chatterjee, et al., "Geometry dependence of total-dose effects in bulk FinFETs," *IEEE Trans. Nucl. Sci.*, vol. 61, no. 6, pp. 2951-2958, Dec. 2014.
- [18] P. E. Dodd and L. W. Massengill, "Basic mechanisms and modeling of single-event upset in digital microelectronics," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3, pp. 583-602, Jun. 2003.
- [19] R. C. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," *IEEE Trans. Dev. Mater. Reliab.*, vol. 5, no. 3, pp. 305-316, Sep. 2005.
- [20] D. Kobayashi, "Scaling trends of digital single-event effects: A survey of SEU and SET parameters and comparison with transistor performance," *IEEE Trans. Nucl. Sci.*, vol. 68, no. 2, pp. 124-148, Feb. 2021.
- [21] P. Hazucha and C. Svensson, "Impact of CMOS technology scaling on the atmospheric neutron soft error rate," *IEEE Trans. Nucl. Sci.*, vol. 47, no. 6, pp. 2586-2594, Dec. 2000.
- [22] N. Seifert, et al., "Soft error rate improvements in 14-nm technology featuring second-generation 3D tri-gate transistors," *IEEE Trans. Nucl. Sci.*, vol. 62, no. 6, pp. 2570-2577, Dec. 2015.
- [23] M. G. Esposito, et al., "Investigating heavy-ion effects on 14-nm process FinFETs: Displacement damage vs. total ionizing dose," *IEEE Trans. Nucl. Sci.*, vol. 68, no. 5, pp. 724-732, May 2021.